I. INTRODUCTION
There is broad industrial interest in A/D conversion at the intermediate-frequency (IF) stage of a radio, because that allows digital channel-select filtering, gain control and demodulation. The robustness of the digital circuitry gives manufacturing advantages and allows the use of sophisticated algorithms, which are especially useful with digitally coded transmissions and where multiple transmission standards are in use. Because this is a new application area for A/D conversion the system-level trade-offs needed to specify the converters are still a matter of debate. This work contributes by demonstrating experimentally that it is feasible to make a fully monolithic converter with the bandwidth required for a per-channel GSM radio or several channels of IS-54 [2] and enough dynamic range to simplify gain-control and adjacent-channel rejection. It also suggests a preferred clocking scheme for high speeds.
We extrapolate from the experimental part to suggest that it is practical to build a converter able to cover an entire band for narrowband personal communications basestations or the that covers all of the North American cellular standards from IS-95 to AMPS, and with enough dynamic range to do all channel selection and gain control functions on the digital side.
For telephony there are two distinct variants of the radio design problem -one for base stations and the other for the terminals. For example, the base station is expected to handle several channels, while the terminal generally operates only on a single channel; on the other hand power constraints are tighter in the terminal. The converter we demonstrate is aimed at a single channel of GSM telephony and has low enough power for a terminal, and the wider-band converters we extrapolate to are intended for base stations.
The A/D conversion required can be done at baseband on quadrature channels (using a "zero-IF" receiver), but (for the multi-channel problem) that requires precision matching and (for both base 0.8µ 42.8MHz 1MHz 1.25MHz
stations and terminals) is susceptible to a variety of DC instabilities and electromagnetic compatibility problems. Alternately a bandpass signal can be directly converted either with a conventional or noise-shaped converter. Noise-shaped (or ) converters, which we demonstrate here, consist of a filter and comparator in a feedback loop as in Fig. 1 , and are oversampled. (that is, sampled well above the Nyquist rate for the bandwidth required). The type of filter used in the loop is a key determinant of the performance possible.
II. PRIOR ART
Monolithic bandpass delta-sigma modulators have been reported [3] [4] [5] with centre frequencies of 455kHz, 2MHz, and 50MHz, and with bandwidths of 10kHz, 30kHz and respectively and resolutions of nine to fourteen bits. These bandwidths are suitable for broadcast and voice AM, IS-54 cellular telephony and GSM telephony respectively. Another device obtained a SNR performance with a centre frequency [6] and bandwidth using off-chip inductors as resonators.
Using oversampling with wideband signals necessarily implies fast clocking, so there is a question as to how wideband a monolithic realization can be. Brandt and Wooley showed that a 1MHz bandwidth is possible in the lowpass case with a MASH architecture [7] , and Song demonstrated switched-capacitor (switched-C) bandpass filtering at 10.7MHz [8] . This work demonstrates in a second-order modulator prototype that a 10.7MHz bandcentre is possible, with 57dB SNR performance in a 200kHz band.
When channel-select filtering is to be performed after A/D conversion in a radio system it is of prime importance to have high linearity, or else strong interferers may intermodulate in the converter and mask the desired signal. This study focuses on switched-C technology because it is proven for high resolution and linearity at baseband and because it is a monolithic technology capable of delivering precision analog performance. Inductor- [6] [9] [10] or transconductor-based [5] technologies can be expected to dominate at very high speeds, but are more difficult in that they involve off-chip components or tuning; their linearity is also compromised by "intersymbol interference" effects in the pulse feedback used as well as in the loop filter. Switched-C should be expected to dominate up to some upper bandwidth limit, and this work helps estimate that limit. This paper is concerned with A/D modulation. To make a complete A/D converter decimation is also required. Brandt and Wooley have recently shown that this can be done at low power for a similar set of specifications: with 11.3MHz data and a 3V power supply they consumed only 6.5mW. [11] Extrapolating to our higher data rate suggests that 30mW should be sufficient.
II. MODULATOR DESIGN
The basic one-bit modulator consists of a quantizer and a loop filter as shown in Fig. 1 [12] . Traditionally the filter block would just be an integrator resulting in a first-order lowpass modulator. By choosing the loop filter [3] [10] [13] we can shape the noise away from any frequency band desired. Modelling the quantizer by a linear white noise source, (shaded area in Fig. 1 For high-order filters or spectrally rich inputs the quantization noise is approximately white, [14] so a deep notch in makes for a good signal-to-noise ratio in a narrow band.
For a simple second-order BP modulator with a centre frequency at one-quarter of the sampling frequency ...(eq.4) the filter response is given by giving noise gain and signal gain . The output spectrum of the resulting ideal modulator with an 1. A quantizer also has a signal-dependent equivalent gain, which we have included in .
input sine wave at midband is shown in Fig. 2 . For the simulation a small random dither was added to the input (in practical designs thermal noise is sometimes exploited to do this) to whiten the quantizer noise and remove tones. This particular loop filter, which is the one we implemented, has a precise mathematical relationship to the well-understood first-order lowpass modulator: a change of variable [15] ...(eq.5)
gives ...(eq.6)
The mathematical properties of the first-order lowpass prototype delta-sigma converter using are fairly well understood, including a simple stability guarantee and properties of the limit cycles. These properties carry over to a bandpass version designed according to (eq. 5), with the square term in the substitution giving the bandpass modulator the behaviour of two interleaved first-order converters, each of them "highpass" because of the negative sign in (eq. 5).
This transformation gives our circuit the noise-shaping behaviour of a first-order lowpass converter, with improvement in SNR for each octave of oversampling. It is also the one that guarantees the stability of Longo's fourth-order circuit [4] and gives it shaping.
FILTER STRUCTURE
There are many filter structures implementing a given , and with an ideal realization of the filter all of them would give modulators with identical behaviour. In the presence of errors in capacitor ratios and of finite gain and bandwidth in op-amps, though, they behave differently. The most important effect is that the positions of the filter poles are affected in different ways by these errors: if filter poles are at the wrong frequency (wrong angle, in the -plane) then the noise notch (see Fig. 2 ) will not be properly centered, and if they move off the unit circle (wrong magnitude of the complex pole, in the -plane) then the notch will be shallower. Fig. 3 plots effects of pole position on overall SNR. It is also known that the effects of poles moving inside the unit circle are subtly worse than those of moving slightly outside [16] [17] [18] because an "over-stable" filter allows "deadbands" where limit cycles persist, and this can cause intermodulation distortion.
The "lossless discrete integrator" (LDI) loop of Fig. 4 has its poles at the zeros of , where is the loop gain. The numerator of is , and the equal coefficients
on the squared and constant terms force the roots to be exactly on the unit circle. This seems very desirable, since the noise notch of the modulator will then be very deep. We use a nominal value , for which the centre frequency should be , but gain errors can affect this. Jantzi's modulator, and one of ours, use this structure. On the other hand, gain errors in either of the integrators contribute to frequency errors, which can be even worse for SNR (Fig. 3 ).
Our second version of the modulator uses a "Forward Euler" (FE) loop as shown in Fig. 5 . It consists of two "delaying" integrators rather than the mix of delaying and non-delaying ( ) integrators in the LDI structure. The second integrator has to be heavily "damped"
with a feedback because the basic FE loop is highly unstable, and the poles of the loop are at the roots of . We choose to get a pole at . The disadvantage of this circuit is that errors in and can now move poles above or below the unit circle; there is some compensation from the fact that gain errors in the first integrator and have no first-order effect on notch frequency. More significantly, we show in the next section another offsetting advantage in that one of the op-amps used to implement the circuit can settle more quickly.
The FE and LDI loops trade off active and passive sensitivities differently.
Longo [4] used a switched-C implementation of a pure delay to make the loop shown in Fig. 6 , which has characteristic equation . This is exactly the inverse of the LDI loop in the sense that the angle (frequency) of the poles is fixed, but the magnitude (notch depth) is sensitive to loop gains. This structure can only be used for the particular case of bandpass modulators centered at .
SC FILTER DESIGN
The loops of Fig. 4 to Fig. 6 can be implemented in switched-C technology in a number of ways, resulting in different demands on the op-amps. We compare them first using an optimistic simple model of an op-amp as a pure transconductor, modelling the effects of finite op-amp gain and slew-rate in a second pass.
The LDI loop, in particular, can be implemented either with the timing used in [3] , where both opamps are connected together during settling or so that they are decoupled [19] . We decoupled the op-amps for settling, obtaining the modulator design shown in Table 1 .
The settling behaviour of this circuit is analyzed using the simplified version in Fig. 8 , where a single-ended representation of the second op-amp A2 is shown as connected in each phase. (A1 sees the same connections on the opposite phases) Notice that the amplifier has to simultaneously handle an input transient and drive a load on phase 1, and then does nothing on phase 2. This is inefficient, unless more complex circuitry is used either to multiplex a single amplifier [19] Table 1 , giving so that settling will take about .
The second-order settling of the coupled structure of [3] makes a formula more cumbersome, but The second filter topology that we chose to implement, using Forward Euler phasing, is very similar to the LDI: Fig. 7 shows both, with clock phasings for FE shown in parentheses where they differ from the LDI, and with the extra "damping" capacitor shown connected with dashed lines. There is also a sign change in the overall feedback, shown with the comparator output signs in parentheses. The main advantage of this structure is that the op-amps settle their input transients on one phase, then drive a load on the next. The time-constant for A2 driving its load, which is large because of , is
which, for our sample values, comes to . This is the worst-case time-constant for this circuit. and A1 is significantly faster because of its lower load. When only one op-amp contributes settling errors, the net effect is better by a factor of roughly two.
The advantage that LDI phasing has, of having the magnitude of the filter poles independent of capacitors, comes at the expense of connecting input and output on the same phase giving the opamps only half a clock cycle to settle. With a 42.8 MHz non-overlapping clock each op-amp will have to settle in less than 11.7 ns, and amplifier transconductance will have to be higher than in the example. We designed with a nominal small-signal .
OP-AMP SLEWING AND GAIN
The effects of finite opamp gain, bandwidth and slew rate were considered when determining the equations that would predict the phase and magnitude errors in the two different biquads. The effects of finite gain and bandwidth on switched-C biquads for op-amps with zero output impedance were first investigated by Martin and Sedra [20] and the results were generalized to transconductance opamps by Ribner and Copeland [21] . Neither of these methods considered slew rate limited opamps or input and output parasitic capacitances.
Delta-sigma modulators differ in settling behaviour from linear filters in that the internal states are driven by a great deal of high-frequency energy from shaped quantization noise, and so slew on every cycle even with small input signals. For this reason we model the effect of slew-rate limiting as a loss of a few nanoseconds at the beginning of every cycle during slew, followed by linear settling. The transition from slew to linear settling is of course gradual, so we model the op-amp as having an "effective" transconductance during settling, which is lower than the small-signal .
The effects of op-amp bandwidth on overall performance are dominated by the worst-case settling studied in the previous section, but are affected by both amplifiers. Table 2 is a scaling factor for the slew rate errors; is the expected step size for slewing, which we take to be the reference voltage for the A/D; is the number of time-constants of linear settling available after penalizing for slew and the "non-overlap" time ; is the linear settling time constant; represents all the capacitors connected to the input of the opamp, not including the input parasitic; is the integrating capacitor; is the parasitic capacitance at the input of the opamp; is the parasitic capacitance at the output of the op-amp and is the total capacitive load on the op-amp output, including parasitics and the feedback network. In the tables refers to all the capacitors which are connected from the output of the opamp to ground, not including the output parasitic.
The errors for the FE biquad are given in Table 3 in a similar fashion.
OP-AMP AND COMPARATOR CIRCUITS
A fully differential folded cascode opamp with continuous time common mode feedback was designed in the BiCMOS process (Fig. 12 ). An infinite input impedance was required for the switched-C filters to avoid charge leakage, so we used MOS inputs. PMOS devices were used so that the much faster NPN bipolar devices could be used as the cascoding devices that set the
second pole to roughly its . The simulated parameters for the folded cascode opamp are given in Table 4 .
An NMOS-NPN (non-folded) cascode has the potential for even faster operation, or for better power efficiency, but is more sensitive to bias errors. We chose to leave it for a later revision, and are fabricating a prototype.
The comparator (Fig. 13) was a version of an existing part [22] modified by replacing bipolar inputs with NMOS devices so as not to load amplifier A2 at DC. (which would reduce its gain and settling accuracy) It has approximately eight-bit accuracy at 200 MHz, which is sufficient for our modulators, since circuits are known to be tolerant of comparator offsets and hysteresis. It consumes 10mW.
The overall circuit consumes 60mW (experimentally). In a time-division multiple-access receiver application where it need only be active of the time the average power would be under 10mW.
EXPERIMENTAL RESULTS

Fig. 14 is a photomicrograph showing both the FE (labelled "SigDel2ph" on the layout in refer-
ence to the two-phase delay around the loop) and LDI (SigDelLDI) BP∆Σ modulators. Test structures were also fabricated for an individual op-amp and a switched-C settling test circuit. The opamp tested alone showed a DC gain of , and the settling tester responded to a differential step with a 10% to 90% rise-time of ; that included approximately of slewing.
A typical output spectrum, one for the LDI BP∆Σ modulator when clocked at 45 MHz, is shown in Fig. 15a . It broadly matches the simulated spectrum in shape (with a fatter noise band attributable to the larger variance expected from using a larger number of bins), but has significant tone power well out of band at about and of the clock frequency. The FE modulator produces a very similar spectrum, as shown in Fig. 16a . Fig. 15b and Fig. 16b are expanded in-band plots measuring in-band SNR and intermodulation distortion for the two modulators. Two input tones, each 6dB below the saturation level, were applied in-band. (this was also the case for Fig. 15a and Fig. 16a , but the two tones are too close to distinguish on that scale) Clock and input frequency generators were asynchronous, so the input tones are not confined to a single FFT bin, and there is also sideband power from both frequency sources. Note that the spectra in these experiments are obtained digitally, rather than (as is In-band noise is evaluated by averaging noise power over the band of interest. The noise components are averaged over FFT bins of bandwidth . Intermodulation products are below the noise for the LDI case but peaks are clearly visible in the FE case (Fig.   16b ) at about . The third-order intercept point is thus relative to the saturation level for the FE case, and somewhat higher for the LDI.
The in-band spectra slope to the left, which shows that the notch is slightly low, and we attribute this partly to capacitor ratio errors and partly to finite DC gain and incomplete settling. The problem is much more evident for the LDI case, which we would expect from our settling analysis.
In order to separate the effects of DC errors and incomplete settling, bit streams were obtained for both modulators at several different clock frequencies. A Hanning-windowed 65536 point. FFT was performed on the bit streams and the notch frequency was determined to give the points plotted in Fig. 17 . Assuming that the gain from the test op-amp applied to the modulators, a +0.3% error in the capacitor ratio Cd/Ci2 and +0.2% error in the capacitor ratio Cr/Ci1 were estimated to be the capacitor ratio mismatches, resulting in a small frequency error even at low clock rates. These mismatches are quite plausible given the small unit capacitor value we are using. The plot shows that settling is essentially complete below about 30MHz and that the FE structure is still good to 1% at the 42.8MHz clock needed for a 10.7MHz IF.
Signal levels were varied at a constant clock frequency of 20MHz, where settling is complete, producing the plot of SNR against signal level shown as Fig. 18 . There is a large deviation from the straight-line behaviour predicted by the linear model and by simulations: this is similar to the characteristic already known for first-order lowpass ∆Σ modulators in the presence of a small offset, and which should be expected for second-order bandpass. It suggests that tones tend to be outof-band at low input levels, making for anomalously good SNR. Fig. 19 summarizes the effect of changing clock rate on SNR in a given bandwidth. At low clock rates there is insufficient oversampling to get good SNR, and when the clock rate exceeds about the notch frequency drifts off-centre and reduces SNR again. The measurements were made with the signal 10dB below saturation (where Fig. 18 shows that we only have about 45dB
of SNR) The best SNR is obtained for the FE structure near the nominal 42.8MHz, and is about 47dB relative to the -10dB input signal, giving a peak SNR of 57dB relative to the modulator's 22.5MHz 32768
saturation level. The curve shows experimental SNR together with the mathematical model of Table 2 and Table 3 . The mathematical fit is not nearly as good as for Fig. 17 because SNR measurements are affected by non-ideal tone behaviour whereas notch frequencies are set accurately by the behaviour of the linear filter.
OBTAINING A 1MHZ BANDWIDTH
As mentioned in the Introduction, some base-station applications need bandwidths of about 1.2MHz. Pushing the technology of this paper to 80MHz clocking (as simulation suggests may be possible) would give an oversampling ratio of , which is quite low. The high linearity requirements of digital radio may be a problem for the multi-bit or MASH approaches that tend to be used at low oversampling rates, but digital correction to the 20-bit level has recently been demonstrated for a three-state feedback A/D [23] . On the assumption that this is possible for bandpass conversion, and designing a noise transfer function according to the method of [3] with split notches and a conservative 5dB of out-of-band gain, Fig. 20 shows the SNR performance that can be expected for modulators of order four, six and eight. Although an eighthorder modulator sounds very aggressive, recall that it has the dynamics of a fourth-order lowpass converter, of which examples are in commercial use.
CONCLUSIONS
Switched-capacitor bandpass technology appears to be practical for A/D conversion of radio IF signals at , although a production version of the chip would need an improved opamp (particularly to improve slew rate, and also to reduce power consumption) to get the performance margin needed to cover process and temperature variation. We have initial simulations
showing that an op-amp almost twice as fast should be possible in the same process, using a simple rather than folded cascode, and a test version is in fabrication.
A second-order modulator gives a 57dB SNR in a 200kHz bandwidth when clocked at the nominal , but shows pronounced non-ideal noise behaviour. Using a fourth-order structure (shown to work at lower clock rates in [3] and [4] ) with the high-speed technology demonstrated here should give improved bandwidth and SNR, which in turn should give more margin and flexibility to the system designer. A bandwidth of about 1MHz seems attainable with present technology, and at high order would benefit from the use of a three-level quantizer.
Forward-Euler switch phasing gives a significant speed advantage over LDI, and its sensitivity to ratio errors does not appear to seriously degrade SNR. High-order quantizers with high relative
42.8MHz bandwidths tend to be less sensitive to magnitude errors in the poles, so the FE structure should work even better there. A structure like that of [4] [24] may have even better speed, but was not compared on the same process as the LDI and FE circuits. At high clock rates it is more important to design switched-C circuits for rapid amplifier settling than for low passive sensitivities. Table 2 and Table 3 Figure 18: SNR in a 200 kHz bandwidth centered at 5MHz while being clocked at 20MHz. (input at -6dB) Figure 4 The LDI loop, where pole magnitude is capacitor-insensitive Figure 5 The Forward-Euler loop. Figure 6 The two-delay loop.
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